## Hardware Implementation of FAST and Betweenness algorithms based on HLS

Xiao Jiang, Shandong University, Shandong



FAST

#### INTRODUCTION

FAST (Features from accelerated segment test) is a corner point detection method, which can be used to extract feature points and complete tracking and mapping objects. It is faster than other well-known feature point extraction methods such as SIFT, SUSAN, Harris. FAST corner detection method is very suitable for real-time video processing.

#### **CREATIVE DESIGN**

Use **#PRAGMA HLS DATAFLOW** to automate global function pipeline, means read the pixel value of the latter point while calculating. Using **on-chip cache and prefetch** to optimize **read\_block module** outputing one data per cycle. Implement FIFO with **hls::stream** to keep data synchronized between multiple function modules. Each **7\*7 convolution block** is packed into one piece of data in the FIFO.

Algorithm	CPU latency	FPGA latency
Fast	4413000 <b>us</b>	98 <b>us</b>

Corner point detection method

read\_block

#### Global dataflow scenario



Read\_block and cycle processing

#### RESULTS

On board test by Alveo U50



# OpenHW2022 AMD XILINX

#### Betweeness

#### **INTRODUCTION**

In graph theory, Betweenness Centrality is one of the measures of network graph centrality based on the shortest path. For a fully connected network diagram, any two nodes have at least one shortest path. The shortest path in an unweighted network diagram is the sum of the number of edges the path contains. The medial centrality of each node is the number of times these shortest paths pass through that node.

## **CREATIVE DESIGN**

The global algorithm can be divided into 2 main parts, BFS (Breadth First Search) module and ComputeB (Compute Betweenness Centrality) module, which could depend on latency of one cycle. Try to reduce latency by such methods: (1) Array splitting is used to increase read and write ports to achieve parallel processing (2) Reduction of pre-read data (3)Ensure that the pipeline input data interval is 1.

Algorithm	CPU latency	FPGA latency
Betweenness	17.3 s	1.365 s





Betweenness Centrality in graph theory

Algorithm	n 1 btwn		
Require:	numVert.numEdux.offsetinumVertLcohn	m(numEdae)	
Ensure: b	(wn[numVert]		
1: mennet	(btwn.0.numVert)		
2: for i la	n range(numVert) do		
3: 242	net (sigms.0.aumVert)		
4 848	(distLumNert) tes		
5: 30H	rooi-i		
6 sign	na[source]+-1		
7: dist	sourcele-0		
8 - Pua	iquase (sponse)		
wh	ile (!IsEmptsQueue(g)) do	D COMB 14	
10	v+-PopQueue	BFS模状	
11:	PushStack(s,v)		
12:	for $j \leftarrow offset[v]; j < offset[v + 1]; j + + do$		
13:	we- column[i]		> w is the neighbour of v
14:	if dist[w]<0 then		
110	PushQueue (q.w)		
16:	$dist[w] \leftarrow dist[v] + 1$		
17:	end if		
15:	if $dist[w] == dist[v]+1$ then		
19:	sigmo w -sigma w +sigmo v		> core computation
281	PushList (p[w],v)		p-store the path
231	end if		
22:	end for		
237	i-while		
24	aret (shitayilanaaVerti) 🗕 🗕 -		
/is: wh	ile (IIsEsptyStack) do	a a manuta f	+林
26:	w-PopStack	computer	が民
27)	if sourcel=w then		
25:	$btwn[w] \leftarrow btwn[w] + delta[w]$	+#	▷ compute btwn!
294	end if	~	
30:	for $it \leftarrow p[w].begin[);it!=p[w].end[);it++$	do	
211	v+-it.value()		
32:	$- delta[v] \leftarrow delta[v] + (sigma[v] / sig$	ns[w] * $(1 + delts[w])$	<ul> <li>core computation</li> </ul>
Va: -	end for		
34: CDC	1 while		
35: end fo	e		

Algorithm structure of BC



Comparison of CPU latency and FPGA latency