
Chip Physical Design EDA Tool on PYNQ

Design

- The proposed method has been successfully used in tape out procedure of several chips, which is based on 55, 40, to 28nm standard cell libraries.
- Build an embedded server on ARM(PYNQ) to transmission the data between the Linux workstation and FPGA.
- Completed the 4×4 NoC and routing algorithms hardware IP.
 Based on this hardware architecture, we can enhance openness, scalability and flexibility of this project

Results

- FPGA acceleration can reduce the computation time of the routing algorithms from several hours to minutes. The conclusion has important significance for the SoC chip design.
- Experimental results show the feasibility and effectiveness in minimizing congestion with less placement area and better STA results.



Iteration

| | TSMC-28nm | | UMC-40nm | | UMC-5nm | |
|----------------------|------------|---------|------------|---------|------------|--------|
| Process | Instance | Layer | Instance | Layer | Instance | Layer |
| | 1.5m | 8lm | 1m | 6lm | 5k | 5lm |
| Metric | - | LC-KO | - | LC-KO | - | LC-KO |
| | congestion | | congestion | | congestion | |
| Shorts | 2450 | 567 | 1327 | 231 | 2943 | 181 |
| WNS | -0.3 | -0.3 | -0.27 | -0.27 | -0.34 | -0.34 |
| TNS | -1.2ns | -1.3ns | -3.8ns | -3.8 | -5.4ns | -5.4ns |
| Std.cell | 2170920 | 2170920 | 3101324 | 3101345 | 1137 | 1137 |
| area | | | | | | |
| Utilization | 85% | 85% | 79% | 79% | 59% | 59% |
| Total wire length | 1996977 | 1994238 | 1239943 | 110365 | 702785 | 694755 |
| Run time | 13hours | 8hours | 8hours | 4hours | 1hours | 45mins |