## Hardware Accelerator Design and FPGA Implementation of Drug Docking Algorithm

## INTRODUCTION

**Molecular docking (MD)** is one of the core steps in the expensive and time-consuming process of drug design, which is basically an optimization problem based on scoring functions. **AutoDock Vina (Vina)** is the latest and most popular version due to its accuracy and relatively high speed, but hardware acceleration approaches of Vina are rarely reported. we propose **Vina-field programmable gate array (FPGA)**, a hardware-accelerated Vina implementation with FPGA that exploits the low-level parallelism.



Drug design and popular software





First, **the fixed-point quantization** is analyzed and realized to accelerate the MD algorithm with a better energy efficiency in hardware. To boost the performance of the module-level computation, **multiple in-module hardware pipelines** have been designed and implemented. Besides, a strategy for fast accessing to **block RAM (BRAM)** is implemented by **utilizing the layout of data**, which brings four times memory access speed to the intermolecular and intramolecular energy computing modules.

Qingde Lin, Zhihao Feng, Menghai Qi Southeast University, Jiangsu Province



R

E

S

U







faster than a state-of the-art CPU does while consuming only 2.5% energy with similar docking accuracies. Compared to the GPU-accelerated implementation or Vina-GPU, the average energy consumption of Vina-FPGA is merely 45%.



Time and energy consumed by Vina-FPGA and Vina-CPU